
DS618F2
15
CS4382A
SWITCHING CHARACTERISTICS - PCM
(Inputs: Logic 0 = GND, Logic 1 = VLS, CL = 30 pF)
Notes:
14. After powering up, RST should be held low until after the power supplies and clocks are settled.
Parameters
Symbol
Min
Max
Units
RST pin Low Pulse Width
1-
ms
MCLK Frequency
1.024
55.2
MHz
MCLK Duty Cycle
45
55
%
Input Sample Rate - LRCK
Single-speed Mode
Double-speed Mode
Quad-speed Mode
Fs
4
50
100
54
108
216
kHz
LRCK Duty Cycle
45
55
%
SCLK Duty Cycle
45
55
%
SCLK High Time
tsckh
8-
ns
SCLK Low Time
tsckl
8-
ns
LRCK Edge to SCLK rising edge
tlcks
5-
ns
SDIN Setup Time before SCLK rising edge
tds
3-
ns
SDIN Hold Time after SCLK rising edge
tdh
5-
ns
SDINx
t
ds
SCLK
LRCK
MSB
t
dh
t
sckh
t
sckl
t
lcks
MSB-1
Figure 1. Serial Audio Interface Timing